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ABSTRACT 
This paper describes a low power mixer implemented in a 
standard 0.25 um CMOS process. The mixer uses lateral bipolar 
transistors in CMOS to form the core of the circuit. No additional 
processing steps are needed to obtain the BJT when the MOSFET 
is properly designed. The mixer exhibits 6.5 dB gain, operating at 
1.9 GHz from a 1 V supply and a power dissipation of 1.3 mW. 
Such a mixer is a likely candidate for low power portable wireless 
applications. 
Categories and Subject Descriptors 
1.3 [Analog, MEMS and Mixed Signal Electronics]: RF 
circuits, Wireless systems, MEMS circuits, AD/DA Converters, 
Mixed-signal circuits, DC-DC conversion. 
General Terms 
Measurement, Design, Experimentation. 
Keywords 
RF, CMOS, mixer, lateral bipolar transistor, low power. 
1. INTRODUCTION 
Presently, the dominant technology for commercial RF front ends 
is advanced bipolar junction transistor (BJT) [1]. However, the 
demand for low cost implementations is driving the integration of 
RF building blocks into a digital CMOS process. Unfortunately, 
the performance of CMOS RF building blocks is limited by the 
low transconductance and low cutoff frequency of the MOSFET.  
BiCMOS offers a combination of both bipolar and CMOS 
devices, however BiCMOS requires additional mask layers and 
increased process complexity, which translate into lower yield and 
higher costs as compared to standard CMOS process.  
Circuit designers have come to realize that bipolar transistors 
inherent in submicron CMOS devices can be used to enhance 
circuit performance because of their high transconductance and 
cutoff frequency [2-7]. Since this approach requires no 
modification of the process, it is a cheap, widely applicable and 
relatively simple alternative. An amplifier using this approach has 
been reported [6]. A mixer using a BiCMOS gate-controlled 
lateral PNP transistor has also been proposed [7], however, it was 
limited to relatively low frequency (400 MHz). The lateral bipolar 
transistor is also referred as CLBT (compatible lateral bipolar 
transistor) [5]. 
This paper describes a 1.9 GHz mixer implementation using a 
lateral BJT inherent in a 0.25 um bulk CMOS technology and 
illustrates the applicability of this approach for RF applications. 
2.  LATERAL BIPOLAR TRANSISTOR 
As illustrated in Figure. 1, inherent in a CMOS p channel device 
are lateral and vertical pnp parasitic bipolar transistors. The 
source drain and channel region of the p-MOSFET serve 
respectively as the emitter, collector and base of the lateral bipolar 
device. The vertical bipolar transistor is formed by the p
+ source 
acting as the emitter, the n-well acting as the base and the p-
substrate acting as the collector. The vertical transistor can usually 
be ignored due to its very low current gain. In the bias condition 
given in this paper, the current ratio of lateral transistor to vertical 
transistor is about 60.  
The objective of this paper is to make use of the lateral pnp 
parasitic bipolar (LPNP) in the mixer design. 
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Figure 1. The lateral and vertical bipolar transistors 
inherent in a p-MOSFET. 
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The topology of the mixer is shown in Figure. 2. A p-MOSFET 
with an inherent LPNP P1 is used as a four terminal device. The 
RF input signal VRF is applied to the gate of the MOSFET and LO 
signal VLO is fed to the base of the LPNP. The IF output signal 
Vout output is accessed from the drain. VG1 , VB1 and Vdd are the 
bias and supply voltages respectively. The n-MOSFET M2 acts as 
an active load and the conversion gain of the mixer can be 
adjusted by changing its gate voltages VG2 . LS is used to shift the 
ac voltage level at the source of M1 and creat coupling between 
the two devices.  
The small signal equivalent circuit of the mixer is shown in 
Figure. 2 (b). Vgs is the signal voltage across Zg which is the 
impedance associated with the gate of M1, gm  is the 
transconductance of M1, ZS  is the impedance of LS  ,  β  is the 
current gain of P1 and Zb is the impedance associated with the 
base of the LPNP. To simply the circuit, the n-MOSFET is 
replaced by a resistor RL . VS is the voltage at the source of the 
M1. 
 
 
 
 
 
 
 
 
 
M1 should be biased in the saturation region where the gate 
voltage can control the source to drain current. P1 must be biased 
in the active region so that a small variation of the base voltage 
can result in a large variation in the collector current βib and thus 
vary VS effectively by changing the current flowing through LS . 
Since M2 is used as a resistive load, it must be biased in the triode 
region. 
4.  LPNP DEVICE CHARACTERIZATION 
Characteristics of the LPNP bipolar transistor was carried out 
using 2-D ISE simulation and experimental measurement was 
performed on the device cell structure shown in Figure. 3. Each 
cell consisted of five parallel channels (L=0.5 um, Wcell =6.25 
um). The RF performance of the transistor can be improved if 
more body contacts are placed closer to more of the active part. 
The layout of the device made out of parallel cells using a channel 
length of 0.5 um and a channel width of 438 um is illustrated in 
Figure 4.  
 
 
 
 
 
Figure 5 shows the experimental source to drain current ISD versus 
source to bulk voltage VSB  as a function of the gate to source 
voltage. It indicates that the LPNP contributes the dominant 
component of ISD when VSB is larger than 0.7 V where the LPNP 
is in active region. In the region where VSB is smaller than 0.7 V, I 
SD is mainly controlled by VGS . The circled region identified in 
the diagram is ideal for mixer operation because both VSB (or VBE 
) and VGS have significant effect on ISD . Fig. 6 shows the forward 
output characteristic of the LPNP when VGS =-0.6 V. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
An Ebers-Moll model for the LPNP was extracted from a 
combination of experimental and simulation results for V =0.7V 
and V =-0.6V. The models parameter values are listed in Table 1. 
Since the p-MOSFET is in the n-well there is an additional 
junction capacitance CS between the n-well and the p substrate. 
The unity current gain cutoff frequency of the device at this 
operation point is 6 GHz.  
Figure 3. Cell structure of the p-MOSFET (L=0.5um, 
Wcell=6.25um) 
Figure 4. Layout of the p-MOSFET (L=0.5um, 
W=438um) 
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VSD = 1 V 
W/L=438um/0.5um 
VGS = -1.1 ~ -0.6 V 
      (0.1V steps) 
Bipolar dominated region 
Mixer operating region 
Figure 5. Experimental ISD  versus VSB of the composite 
device 
(a)  (b) 
Figure 2. Configuration of the mixer (a) and its small 
signal model (b). 
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Table 1. Ebers-Moll model parameters of the LPNP  
(VGS=-0.6V, VSB=0.7V) 
Symbol  Spice 
Keyword  Value 
IS  IS 2.2E-16  A 
ΒF  BF 50 
rB RB  325  Ω 
rC RC  15  Ω 
rE RE  15  Ω 
VA VAF  11.5  V 
Eg EG  1.11  eV 
CJE CJE  5.3E-14  F 
ΦE VJE  0.8  V 
CJC CJC  3E-13  F 
ΦC CJC  0.8  V 
CJS CJS  2.98E-14  F 
ΦS VJS  0.8  V 
τF TF  1.1E-11  S 
τR TR  1.1E-11  S 
CS n/a  2E-12  F 
 
5.  1.9 GHz MIXER CIRCUIT 
The schematic of the mixer is shown in Figure 7. Both RF and LO 
input matching are on chip, while the output matching is off chip. 
C1, L1 and L2 form the RF matching network. C2, L3 and L4 
form the matching network for the LO signal. C3, C4 and L5 form 
the IF matching network. A width of the p-MOSFET was picked 
to be 438 um to achieve the requested gain and IIP3. The width of 
201 um was chosen for the n-MOSFET to achieve maximum 
adjustable range for the conversion gain. The component values in 
the design are listed in Table 2. 
 
 
 
 
 
 
 
 
 
 
 
 
       Table 2. List of mixer component 
Component  Value 
p-MOSFET (VT=-0.6V)  W/L= 437.5 um / 0.5 um 
n-MOSFET (VT=0.45V)  W/L= 201 um / 0.25 um 
C1  0.8 pF 
C2  2.3 pF 
C3  6 pF 
C4  100 pF 
L1  3 nH 
L2  1 nH 
L3  1 nH 
L4  3 nH 
L5  100 nH 
VG1  0.39 V 
VB1  0.4 V 
VG2  0.72 V 
 
6. EXPERIMENTAL  RESULTS 
The mixer was implemented in a 5 level metal 0.25 um CMOS 
process. Careful layout of the mixer was necessary to obtain good 
high frequency performance. Capacitors were metal-to-metal 
capacitors. 
A micrograph of the mixer is illustrated in Figure. 8. The area of 
the chip is 0.7x2 mm
2 including bonding pads. Less than 0.5% of 
the chip area is used for the active devices.  
The fabricated chip was packaged in a 24 pin ceramic flat package 
(CFP) and mounted on a PCB. All measurements were performed 
in a 50 Ω system with all the needed external devices surface-
mounted. 
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VEC (V) 
VEC = -0.6 V 
VBE = -0.7 V 
VBE = -0.6 V 
VBE = -0.5 V 
VBE = -0.4 V 
VBE = -0.3 V 
Figure 6. Experimental output characteristic of the 
LPNP (VGS=-0.6V) 
Figure 7. Schematic of the 1.9 GHz mixer 
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The measured conversion gain versus RF frequency is shown in 
Figure 9. The input LO power, PLO and RF power Pin are -6 dBm 
and -20 dBm respectively. The IF frequency fIF  is fixed at 
210MHz. A gain of 6.5 dB was obtained at 1.93 GHz. Figure 10 
illustrates IF power versus RF input power. The LO frequency is 
fixed at 1720 MHz. P1dB is determined to be -17.5 dBm. Figure 
11 illustrates the measured output spectrum of two tone test when 
a two-tone RF input at fRF1 =1930MHz and fRF2 =1938MHz was 
applied. IIP3 is measured to be -3.5 dBm. The complete set of 
mixer characteristics are listed in Table 3. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table 3. Experimental characteristics of the mixer 
Items Value 
Technology  W/L= 437.5 um / 0.5 um 
Die area  W/L= 201 um / 0.25 um 
RF frequency  0.8 pF 
IF frequency  2.3 pF 
Conversion gain  6 pF 
P1dB 100  pF 
IIP3 3  nH 
SSB noise figure  1 nH 
RF port return loss  1 nH 
LO port return loss  3 nH 
IF port return loss  100 nH 
LO-RF isolation  0.39 V 
LO-IF isolation  0.4 V 
RF-IF isolation  0.72 V 
Supply voltage  1 V 
Power dissipation  1.3 mW 
 
7. CONCLUSION 
A RF mixer using the lateral bipolar transistor inherent in CMOS 
was designed and fabricated in a standard 0.25 um CMOS 
process. At 1.93 GHz, the mixer has a 6.5 dB gain, a 9.7 dB noise 
figure and -3.5 dBm IIP3. The circuit draws 1.3 mW from a 1 V 
supply. 
This work has demonstrated that a MOSFET and the inherent 
lateral bipolar transistor can be used to design a low power mixer 
with good high frequency performance characteristics. Such a 
PLO=-6dBm 
FLO=-20dBm 
fIF=210 MHz 
Figure 9. Experimental mixer conversion gain versus 
RF frequency 
PLO=-6dBm 
fLO=1720 MHz 
fIF=210 MHz 
P1dB 
1dB 
Figure 10. Experimental mixer IF power versus RF 
power 
Figure 8. Microphotograph of the mixer 
 
Figure 11. Experimental output spectrum of the two one 
test for the mixer 
105 115mixer is a likely candidate for low power portable wireless 
applications. As shown in Table 4, the design compares very 
favorably with previous reported mixer at 1.9 GHz while using a 
simple architecture, requiring few components, eliminating 
interstage coupling, offering variable gain control by adjusting the 
gate bias of the n-MOSFET and reducing the supply voltage while 
still maintaining reasonable performance. 
Table 4. Comparison with previous work 
Design 
 
Process  Gain 
(dB) 
IIP3 
(dBm) 
NF 
(dB) 
Power  
(Supply 
voltage) 
Harada 
et al [8] 
0.2 um 
CMOS/ 
SIMOX 
6.7 
 
-3.5 
 
16.1 
 
19 mW 
(1V) 
this 
work 
0.25 um 
CMOS 
 
6.5 
 
-3.5 
 
9.7 
1.3 mW 
(1V) 
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